Output-Capacitorless CMOS LDO Regulator Based on High Slew-Rate Current-Mode Transconductance Amplifier by Saberkari, Alireza et al.
Output-Capacitorless CMOS LDO Regulator Based on High 
Slew-Rate Current-Mode Transconductance Amplifier 
Alireza Saberkari and Rasoul Fathipour 
Microelectronics Research Lab. 
Department of Electrical Engineering, University of Guilan 
Rasht, Iran 
a_saberkari@guilan.ac.ir 
 
Herminio Martínez; Alberto Poveda and Eduard Alarcón 
Department of Electronics Engineering 
Technical University of Catalunya (UPC). BarcelonaTech  
Barcelona, Spain 
{herminio.martinez; eduard.alarcon}@upc.edu  
 
Abstract— A low quiescent current output-capacitorless CMOS 
LDO regulator based on a high slew-rate current-mode 
transconductance amplifier (CTA) as an error amplifier is 
presented. Load transient characteristic of the proposed LDO is 
improved even at low quiescent currents, by using a local 
common-mode feedback (LCMFB) in the proposed CTA. This 
provides an increase in the order of transfer characteristic of the 
circuit, thereby enhancing the slew-rate at the gate of pass 
transistor. The proposed CTA-based LDO topology has been 
designed and post-layout simulated in HSPICE, in a 0.18 µm 
CMOS process to supply a load current between 0-100 mA. Post-
layout simulation results reveal that the proposed LDO is stable 
without any internal compensation strategy and with on-chip 
output capacitor or lumped parasitic capacitances at the output 
node between 10-100 pF. 
I. INTRODUCTION  
Low-dropout regulators (LDO) are widely used either 
alone in many integrated power management circuits or as 
post regulators of switching converters, as they can provide 
wideband and reliable regulated low noise supply voltage for 
noise-sensitive analog and RF loads [1]. The typical structure 
of an LDO consists of an error amplifier, a pass transistor 
controlled by the error amplifier, a feedback network, and an 
output capacitor. Most of conventional LDOs use a large off-
chip capacitor for stability requirements [1, 2]. However, 
large capacitors can not be implemented as on-chip 
capacitors. Therefore, output-capacitorless LDOs are needed 
for SoC applications. However, doing so will cause that the 
distance between poles at the output node of the LDO and the 
gate of the pass transistor decreases and, thus, the stability of 
the circuit worsens, significantly. Additionally, it will 
increase the output voltage deviations, ∆Vout, when a sudden 
change occurs in the load current. Therefore, having a stable 
output-capacitorless LDO with small ∆Vout and proper settling 
time (Tsettle) is a design target.  
Some papers in connection with output capacitorless 
LDOs have been reported in recent years [3-7]. The reported 
LDO in [3] has an ultra fast transient response characteristic 
with an on-chip output capacitor of 0.6 nF, which occupies a 
large silicon area. Moreover, it consumes significant high 
quiescent current of 6 mA and, thus, it is not appropriate for 
low power design. In [4], a slew-rate enhancement stage is 
used between the output of LDO and the gate of pass 
transistor which increases the slew-rate at the gate node of the 
pass transistor and provides proper transient response. 
Similarly, in [5], a capacitor multiplier stage is used between 
these two nodes in order to provide enough distance between 
the dominant and non-dominant poles and also minimize the 
effect of feedback loop-bandwidth limitation, improving the 
dynamic performance of the LDO. However, these solutions 
add more power consumption. LDOs based on the flipped 
voltage follower (FVF) were introduced in [6, 7] which suffer 
from weak load and line regulation and the need to have 
minimum load current for stability. 
The transient response of an LDO is determined by both 
the loop gain bandwidth and the slew-rate at the gate of pass 
transistor (SRG) [2]. Increasing the bandwidth makes the 
compensation process more difficult and, therefore, the 
bandwidth of LDOs is generally low. Additionally, if SRG is 
much slower than the gain-bandwidth product, transient 
voltage spikes appear at the output voltage node during fast 
load transient [1]. Thus, SRG should be increased in order to 
have a proper transient response. Using a high slew-rate 
current-mode error amplifier instead of a voltage-mode one, 
which suffers from limited slew-rate, can improve the 
transient response while also decreasing power consumption. 
In [8], a class-AB push-pull amplifier was used as error 
amplifier to source and sink more current for charging and 
discharging the gate capacitor (Cg) of the pass transistor 
during the transient event. However, in low power mode, this 
amplifier will be capable to generate a considerable current 
into the output load only if a relatively large input voltage is 
applied to it. This fact causes high output voltage deviations 
in the LDO transient response. Additionally, the LDO output 
current range is between 50 µA to 50 mA and the stability of 
the regulator goes down significantly for output current less 
than 50 µA.  
This paper presents an output-capacitorless LDO based on 
a new class-AB current-mode transconductance amplifier 
(CTA) with capability of generating a considerable current 
even if the input voltage is not very large. Using this circuit 
as an error amplifier in the proposed LDO, it results in a 
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proper transient response with small ∆Vout even for low 
quiescent currents. 
 
Figure 1.  Class-AB transconductance amplifier used in [8]. 
II. PROPOSED CTA ERROR AMPLIFIER 
Slew-rate (SRG) in a class-A OTA is proportional to the 
maximum bias current that the output capacitor can sink or 
source. However, increasing the bias current in order to 
increase SRG will cause more static power loss. Therefore, 
using a class-AB amplifier instead of class-A can eliminate 
this limitation. Fig. 1 shows the class-AB transconductance 
amplifier which was applied in the LDO reported in [8]. 
Applying the differential voltage Vid to the input nodes, will 
cause that currents I1 and I4 always change in different 
directions. Assuming all transistors operate in the saturation 
region and neglecting body and channel length modulation 
effects, the large signal analysis can be derived as: 
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in which ( )LWCoxpμβ =  and Vtp is the threshold voltage of 
input PMOS transistors. According to the aspect ratios of 
current mirrors and neglecting channel length modulation 
effect, the output current is 41 33 IIIout −= . Thus, the transfer 
characteristic (i.e., Iout versus Vid) is a second order function 
of Vid. If one can increase the order of the transfer 
characteristic without decreasing the speed of signal path, this 
will enhance the slew-rate for the same Vid. Using local 
common-mode feedback (LCMFB) technique can be a 
suitable approach for this purpose [9, 10]. Fig. 2 shows the 
proposed current-mode transconductance amplifier (CTA) in 
which LCMFB technique is used to enhance the slew-rate of 
the amplifier. When no differential voltage is applied to the 
input ports, currents I1 and I4 are equal to IB1=IB2=IB. In this 
situation no current flows through R1 and R2. After applying a 
differential voltage of Vid to the input ports, a differential 
current 41 IIId −=  is created and the currents through resistors 
will be ( ) 241 IIIR −= . The drain current of transistors M6 and 
M7 will be a common-mode current ( ) 241 IIIcm += . 
Therefore, the gate and drain voltages of M6 and M7 will 
change as follows: 
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Figure 2.  The proposed CTA. 
The resistors R1 and R2 act as a common-mode feedback 
circuit [11] and control the common-mode voltage level at the 
drain of M6 and M7 without altering the differential mode 
behavior of the circuit. According to (2), the currents of 
transistors M5 and M8 are, respectively: 
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Assuming M9 and M10 are similar, the output current is 
85 IIIout −= . For Vid>0, the output current is 5IIout ≈ , and, 
similarly, for Vid<0, 8IIout −≈ . Therefore, when Vid≠0, the 
output current is equal to: 
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Considering the second order relationship between Id and 
Vid according to (1), the transfer characteristic of the proposed 
amplifier (Iout versus Vid) is a 4th order function of Vid. As a 
consequence, the circuit can enhance SRG by generating a 
considerable current into the output. 
III. PROPOSED LDO 
The transistor-level schematic of the proposed LDO is 
shown in Fig. 3. It consists of the proposed CTA as the error 
amplifier, the pass transistor Mp, the on-chip output capacitor, 
and the reference buffer. The aspect ratio of the pass 
transistor has been set to W/L=6000µm/0.18µm to provide a 
100-mA load current at 200 mV dropout voltage. The LDO is 
configured in a unity feedback structure to have the output 
voltage equal to the reference one. When an error between 
these voltages is sensed by the error amplifier, the CTA 
generates a suitable current to source or sink the gate 
capacitance of Mp. For example, in case that the load current 
increases, the output voltage will drop. Thus, the drain 
current of M4 increases and that of M1 decreases. It will cause 
the increase of the drain terminal voltage of M7 and the 
decrease of the drain voltage of M6. Therefore, the drain 
current of M8 increases and those of M5, M9, and M10 decrease 
and, hence, the gate capacitance of Mp is discharged so that 
more drain current is sourced to the load, increasing the 
output voltage. An analogous dual mechanism occurs when 
the load current decreases. 
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Figure 3.  Schematic of the proposed LDO 
 
Figure 4.  Small signal model of the proposed LDO 
 
Figure 5.  Layout of the proposed LDO 
The small signal model of proposed LDO is shown in Fig. 
4, in which gmi, Rdi, and Cdi are the transconductance, output 
resistance, and capacitance at the drain terminal of transistor 
Mi, respectively. Also Rg-Cg and Rout-Cout are the equivalent 
resistance and capacitance at the gate and drain terminals of 
Mp. Carrying out small signal analysis on the circuit, the DC 
gain, and pole-zero positions are as bellow: 
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Considering 2,176 RRR dd ≈= , 108 || oog rrR = , and 
opmout rgR ||1 1≈ , and assuming Cg, Cout>>Cd6, Cgdp, the pole 
P3 and the zero Z1 will be located at frequencies higher than 
 
Figure 6.  Open loop AC response of the proposed LDO 
 
Figure 7.  Phase margin of the proposed LDO for different load currents, 
output capacitors, and process variation 
two other poles and the unity gain frequency (ωT). Therefore, 
it is possible to model the loop gain as a transfer function 
with two poles at frequencies below ωT. With an increase in 
the load current or for a small output capacitor, the distance 
between the poles becomes wider and, thus, the phase margin 
will be enhanced. Moreover, if R1 and R2 are voltage-
controlled resistors (transistors biased in the triode region), 
the phase margin can be adjusted by changing the resistors 
for a certain lumped capacitance at the output. 
IV. CIRCUIT CHARACTERIZATION 
The proposed LDO topology has been designed and laid 
out, as shown in Fig. 5, to source the nominal load current 
between 0-100 mA and the obtained performance metrics 
correspond to HSPICE post simulations in a 0.18 µm CMOS 
process. In order to test the LDO for different values of 
output capacitor, Cout is not included in the layout and the 
core area of the chip without the output capacitor is 110 × 230 
µm2. The dropout voltage of the LDO is set to 200 mV for 
1.2-2 V input voltage Vin. The total quiescent current of the 
LDO, including the current consumed by the reference buffer 
circuit, is only 3.7 µA. Fig. 6 shows the simulated open loop 
AC response of the proposed LDO for light and heavy load 
currents with Cout=100 pF. For an accurate AC response 
analysis, the values of phase margin for different load 
currents and output capacitors by considering the effect of 
process variation are shown in Fig. 7. As it can be seen, even 
under the worst condition (large output capacitor and light 
load current) the proposed LDO is stable and has still an 
adequate phase margin and has a less sensitivity to the 
process variation. 
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Figure 8.  Load transient of the LDO (a) Cout=100 pF, (b) Cout=10 pF 
 
Figure 9.  Line transient of the LDO (a) Cout=100 pF, (b) Cout=10 pF 
Fig. 8 shows the load transient response of the LDO for 
two output capacitors when the load current is changed 
between light to heavy values with rise and fall times of 1 µs. 
As it is obvious, the proposed LDO is stable even for the 
worst condition and its Tsettle and ∆Vout are 6 µs and 277 mV, 
respectively. Line transient response of the LDO is shown in 
Fig. 9, in which the line voltage is changed between 1.2 V and 
1.8 V with rise and fall times of 1 µs. It indicates that, for all 
cases, the LDO has a Tsettle and ∆Vout less than 9 µs and 47 
mV, respectively.  
Table I provides a performance comparison between the 
proposed LDO and recent works. In order to have a fair 
comparison, the other LDOs are simulated in HSPICE with 
the parameters mentioned in the papers. The figure of merit 
( 2 max,outQoutout IICVFOM Δ= ) used in [3] is adopted here to 
compare the transient response of different LDOs. A lower 
FOM implies better transient response achieved by the LDO. 
Notice that using a high slew-rate CTA with very low 
quiescent current in the proposed LDO helps to achieve lower 
FOM in comparison to the other reported alternatives. 
V. CONCLUSION  
An output-capacitorless CMOS LDO regulator based on a 
high slew-rate CTA is presented. The load transient 
characteristic of the LDO is improved by using a LCMFB 
technique in the proposed CTA which results in an increase 
of its nonlinear transfer characteristic order. Post-layout 
simulation results in a 0.18 µm CMOS process show that the 
proposed LDO is stable for a wide load current range 
between 0-100 mA without any internal compensation 
capacitor and with output capacitor in the range of 10-100 pF 
while its total quiescent current is only 3.7 µA. 
TABLE I.  PERFORMANCE COMPARISON 
Parameter [4] [5] [6] [8] This Work 
Tech [µm] 0.35 0.35 0.35 0.18 0.18 
VIN [V] 1.8 3 1.2 1.2 1.2 
VOUT [V] 1.6 2.8 1 1 1 
IOUT [mA] 100 50 50 50 100 
IQ [µA] 20 66 95 1.2 3.7 
COUT [pF] 100 100 20 100 100 
Tsettle [µs] ≈8 ≈4 ≈1.4 ≈4.4 ≈6 
∆VOUT [mV] 100 110 200 490 277 
CE (%) 99.98 99.86 99.81 99.99 99.99 
FOM [fs] 20 290 152 23.5 10.2 
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